



YOUR DISCRETE TEST SOURCE
SCIENTIFIC TEST, INC.

2kV MODEL 5300C

CURVE TRACER and ATE
SEMICONDUCTOR TESTER

CONTENTS



MODEL 5300C	1
DEVICES TESTED	2
TESTS	3
TEST PROGRAMMING	5
ATE	7
CURVES	8
CURVE DATA TO EXCEL®	9
CURVE PROGRAMMING	10
TEST SPECS	11
FIXTURES	13
DIAGNOSTICS/AUTO-CAL	14

5300C ATE/CURVE TRACER

The Model 5300C ATE/CURVE TRACER provides all the functions of a full feature high speed ATE system plus CURVE TRACER capability.

Curves are generated using high speed ATE test steps to build the curve point by point. Precision data points are generated quickly and accurately. Data increments are programmable in linear or logarithmic steps. Curves are generated rapidly. Features include:

- Wide Selection of Available Curves
- High speed data capture ATE.
- RDSON to 1uΩ Resolution
- Optional Prober/Handler Interface
- Programmable Relay Drivers
- Auto Calibration
- Self-Test
- Programmable Data Point Increments on curves
- Increments can be Linear or Logarithmic
- Programmable Off-Time to Minimize Heating
- Load Curve Data Directly to Excel®
- Load ATE Data Directly to Excel®
- Run up to 10 Curve Programs in Sequence with data loaded to Excel® Automatically
- Logarithmic Curves
- No Patch Cords relay matrix makes all connections
- No SMU Set-Up-Selection; Completely Automatic
- GaN (HEMT) SiC Enhancement / Depletion Device

DEVICES TESTED

DEVICE FAMILIES

STI Devices

DIODE

JFET N-CHANNEL

JFET P-CHANNEL

MOSFET N-CHANNEL

MOSFET P-CHANNEL

OPTO COUPLER NPN

OPTO COUPLER PNP

REGULATOR NEG

REGULATOR POS

SCR

TRANSISTOR NPN

TRANSISTOR PNP

TRIAC

ZENER

SSOVP

OPTOLOGIC

TVSDIODE / MOV

IGBT P-CHANNEL

IGBT N-CHANNEL

VARIATOR

QUADRAC

STS

SIDAC






RELAY

DUAL COIL RELAY

DIAC

PHOTO RELAY

✓ Accept



Quadrac[®]
is a trade mark or registered
trademark of Littelfuse

Some Devices require Adaptors.

TESTS

MOSFET N/P CHANNEL

VGSTH
IDSS
BVDSS
VDSON
IGSSF
IGSSR
VSD
VGSF
VGSR
IDON
VGSON
RDSON
CSRATIO
CBVDSS

IGBT N/P CHANNEL

VGETH
ICES
BVCES
VCEON
IGESF
IGESR
VGEON
VF
ICON
CBVCES

DIODE

VF
IR
BVR
REV SRG
CBVR

ZENER

VF
IR
BVZ
ZZ

OPTOCOUPLER NPN/PNP

ICOFF
ICBO
BVCEO
BVCBO
HFE
VCESAT
IR
VF
CTR
VSAT
VF-
CTR-
VSAT-
BVECO
BVEBO
hfe

JFET N/P CHANNEL

VGSOFF
IDSS
BVDGO
IGSS
IDGO
IDOFF
BVGSS
VDSON
VGSON
IDON
RDSON

TESTS

TRANSISTOR NPN/PNP

- HFE
- VBE
- IEBO
- VCESAT
- ICBO
- ICE
- BVCE
- BVCBO
- BVEBO
- VBESAT
- VF
- RE
- VO
- hfe
- DVBE

REGULATOR POS/NEG

- Vout
- Iin
- VREF(POS Only)

SSOVP

- VCLAMP+
- VCLAMP-
- IBO+
- IBO-
- VBO+
- VBO-
- IH+
- IH-
- VT+
- VT-
- VZ+
- VZ-
- ID+
- ID-
- KELVIN

PHOTORELAY

- IOFF+
- IOFF-
- IR
- VF
- VON+
- VON-

OPTOLOGIC

- VF
- IR
- VOH
- VOL
- IFON
- IFOFF

TRIAC

- IGT I
- IGT II
- IGT III
- IGT IV
- VGT I
- VGT II
- VGT III
- VGT IV
- IL+
- IL-
- IH+
- IH-
- VT+
- VT-
- VD+
- VD-
- IDRM
- IRRM
- VDRM
- VRRM

NOT SHOWN

SCR Quadrac®
 Varistor Sidac

5 Pin Modules TVS Diode/MOV
 Gated OVP

TEST PROGRAMMING

STI Devices

- DIODE
- JFET N-CHANNEL
- JFET P-CHANNEL
- MOSFET N-CHANNEL**
- MOSFET P-CHANNEL
- OPTOCOUPLER NPN
- OPTOCOUPLER PNP
- REGULATOR NEG
- REGULATOR POS
- SCR
- TRANSISTOR NPN
- TRANSISTOR PNP
- TRIAC
- ZENER
- SSOVP
- OPTOLOGIC
- TVSDIODE / MOV
- IGBT P-CHANNEL
- IGBT N-CHANNEL
- VARISTOR
- QUADRAC
- STS
- SIDAC
- RELAY
- DUAL COIL RELAY
- DIAC
- PHOTORELAY

Accept

Select Device

STI Tests

- VGTH
- IDSS
- BVDSS
- VDSON
- IGSSF
- IGSSR
- VSD
- VGSF
- VGSR
- IDON
- VGSON
- RDSON**
- CSRATIO
- CBVDSS

MOSFET N-CHANNEL

Adaptor Requirements
STI 3 Terminal Fixture

ADP-508 required for
Current Sensing Ratio

Accept

Select Test

Enter Parameters

STI Test Step Editor - [Step 1] - [MOSFET N-CHANNEL - RDSON]

RDSON < 400.0M

VGS = 10.00 V

ID = 12 A

Reverse Polarity

VDS = 4.800V

Special Flag

- Comp. Cap
- 20MS Ramp
- Use ADP-360
- Use ADP-ICEV
- 170uS Pulse
- Charge Range
- N/U
- N/U

Accept

Help

MIN: 100.0NA MAX:49.97A

ESC - Quit

Test Sketch

N-Channel Mosfet RDSON

Same as VDSON
RDSON = VDSON/ID

VDSON test is run. RDSON is computed as VDSON/ID.
Computed RDSON is reported.

Copyright © 2015 by Scientific Test Inc. All Rights Reserved.

Test Program

TEST PROGRAMMING

Creating and editing test programs for the STI 5300C is both easy and intuitive. Each test program contains a series of test steps (these steps can be actual device tests or calculations), bin/sort plan, and if required, relay plan. Test steps are added or edited with a single or double mouse click. A device test window or calculation window is opened. In the device test window the limit parameter value is entered along with, if applicable, other bias voltages or currents (one of the biases can be a calculation), load resistors, etc. In the calculation window the calculation limit is entered along with the name and units to be used in displaying the results and then the actual calculation which may reference any test result from a previously entered device test. 96 test steps max.

BINNING / SORTING

By default all programmed test steps are set to pass on SORT/BIN 1. Each test step may be set for pass, fail or do not care for each sort. Each sort may be set to any of the logical bins. Binning and sorting can be as simple as running all of the programmed test steps and then finding the first qualifying sort or as complex as branching on the first non-qualifying test to the next valid sort. In this more complex mode it is quite possible that only a subset of the programmed tests will be run on a given device and that all devices tested may not run the same subset of test steps 99 sorts max.

EXTERNAL RELAYS FOUR PLUS OPTIONAL FIFTEEN

Four to fifteen (depending upon options supplied with the STI tester) relay drivers can be assigned to any programmed test step. These relay drivers can be used to provide external loads or connections for a given device test.

TEST PROGRAM

ST Test Program - E:\RDSON.T60

Test Steps (4)	Options	Bin / Sort Plan	Relay Plan	Ext. Relay Plan	ADP-401 Scanner Plan												
Step:Scan		Device	Limit		Bias 2	Bias 3	RBE/RGK	RL	RGS	BP	ANET	GNET	Soak	R...			
01:00	DL AR	MOSFET N-CHANNEL	VGSTH < 5.000 V		ID = 250.0UA												
02:00	DL AR/D	MOSFET N-CHANNEL	IDSS < 20.00UA		VDS = 800.0 V									0 Off			
03:00	DL AR/D	MOSFET N-CHANNEL	IGSSF < 100.0NA		VGSF = 20.00 V A				Short					0			
04:00	DL AR	MOSFET N-CHANNEL	RDSON < 400.4M		VGS = 10.00 V	ID = 12.00 A											
05:00	DL AR	MOSFET N CHANNEL	BVDSS > 900.0 V		ID = 250.0UA						Off			Off			
i 06:00	AR	MOSFET N-CHANNEL	VGSON < 9.000 V		VDS = 8.000 V	ID = 7.987 A											
i 07:00	AR	MOSFET N-CHANNEL	VGSON < 9.000 V		VDS = 8.000 V	ID = 6.013 A											
08:00	DL	Calculation	GFS > 4.000		GFS = (7.987e+00 - 6.013e+00) / (s6 - s7)												

2KV ATE

LOGGED DATA

The screenshot shows the 'STI Exact Value / Lot Summary' window. The left pane displays test results for five individual components (S/N 000000001 to 000000005), all of which passed. The right pane shows a summary for the 'IRF610' program, indicating that 5 units were tested, 0 failed, and the yield is 100.00%. Below the panes is a control bar with buttons for 'BIN 1', 'Single Test', 'LSToggle', 'LSZero', 'LSInfo', and 'LSCat', along with status indicators for 'Capture Disabled', 'Display Enabled', 'Lot Summary Enabled', and 'DM All'.

DATA TO EXCEL ®

Operator	Station	Product	Process	Start Date	Finish Date	Part Number	Remarks										
				22/08/2023	02:29:21 p.m.												
E:\5300C_LODECK\IRF610.DAT																	
Serial Number	Label	Sort	Bin	1) VGSTH [V]	2) IDSS [A]	3) BVDSS [V]	4) VDSON [V]	5) IGSSF [A]	6) IGSSR [A]	7) VSD [V]							
				VGSTH > 2.002 V ID = 250.2UA	IDSS < 250.2UA VDS = 200.7 V	BVDSS > 200.7 V ID = 250.2UA	VDSON < 3.843 V VGS = 10.03 V ID = 1.601 A	IGSSF < 500.2NA VGSF = 20.02 V	IGSSR < 500.2NA VGSR = 20.02 V	VSD < 2.002 V IS = 3.301 A							
1	ALL PASS		1	3.074	159.0E-12	230.9	1.708	860.0E-12	1.000E-12	888.0E-03							
2	ALL PASS		1	3.075	150.0E-12	230.8	1.709	930.0E-12	1.000E-12	888.0E-03							
3	ALL PASS		1	3.076	139.0E-12	230.8	1.708	952.0E-12	1.000E-12	888.0E-03							
4	ALL PASS		1	3.076	142.0E-12	230.8	1.708	947.0E-12	1.000E-12	888.0E-03							
5	ALL PASS		1	3.076	140.0E-12	230.8	1.709	959.0E-12	1.000E-12	888.0E-03							
N				5	5	5	5	5	5	5							
	Minimum			3.074	139.0E-12	230.8	1.708	860.0E-12	1.000E-12	888.0E-03							
	Range			2.000E-03	20.00E-12	100.00E-03	1.000E-03	99.00E-12	0.00000E+00	0.00000E+00							
	Maximum			3.076	159.0E-12	230.9	1.709	959.0E-12	1.000E-12	888.0E-03							
	Mean			3.075	146.0E-12	230.8	1.708	929.6E-12	1.000E-12	888.0E-03							
	Std. Deviation			894.4E-06	8.456E-12	44.72E-03	547.7E-06	40.35E-12	0.00000E+00	124.13E-18							
	Variance			800.0E-09	71.50E-24	2.000E-03	300.0E-09	1.628E-21	0.00000E+00	15.4E-33							

CURVES - EXAMPLES

Mosfet N/P Channel

- ID vs. VDS (at range of VGS)
- ID vs. VGS (at range of VDS)
- IS vs. VSD
- RDS vs. VGS (at fixed ID)
- RDS vs. ID (at several VGS)
- IDSS vs. VDS (Reverse Bias Selectable)
- VGTH vs. ID
- IGSS vs. VGS

Transistor NPN / PNP

- HFE vs. IC
- BVCE(O,S,R,V) vs. IC
- BVEBO vs. IE
- ICBO vs. VCB0
- VCE(SAT) vs. IC (at fixed IC/IB ratio)
- VCE(SAT) vs. IB (at range of IC)
- VBE(SAT) vs. IC (at fixed IC/IB ratio)
- VBE(ON) vs. IC (at fixed VCE)
- IC vs. VCE (at range of IB)(Curve Tracer only)
- IEBO vs. VEB
- ICEO vs. VCE

IGBT N/P Channel

- IC vs. VCE (at range of VGE)
- IC vs. VGE (at range of VCE)
- ICES vs. VCE
- IF vs. VF
- VCE vs. VGE

Diode

- IF vs. VF
- IR vs. VR

Zener

- IF vs. VF
- IZ vs. BVZ

TRIAC

- IT vs. VT+ (at fixed IG and RGK open)
- IT vs. VT- (at fixed IG and RGK open)

SCR

- IT vs. VTM (at fixed IG and RGK open)

SSOVP

- IT vs. VT+ (at fixed IBO)
- IT vs. VT- (at fixed IBO)

SIDAC

- IT vs. VT+ (at fixed IBO)
- IT vs. VT- (at fixed IBO)

DIAC

- ID vs. VF+
- ID vs. VF-

Regulator Positive

- Electronic Load vs. VOUT (at fixed IMAX)

Regulator Negative


- Electronic Load vs. VOUT (at fixed IMAX)

JFET N/P Channel


- ID(OFF) vs. VDS (at range of VGS)
- ID(OFF) vs. VGS (Reverse Bias) (at fixed VDS)
- ID(ON) vs. VDS (at range of VGS)
- ID(ON) vs. VGS (Reverse Bias) (at fixed VDS)

Other Curves

- V vs. I Quadrants I and III
- I vs. V Quadrants I and III




NMOS RDSON vs VGS (Figure 1)
Depletion Mode Device




NPN hFE vs IC (Figure 2)




N JFET, IDON vs VDS (Figure 3)



CURVE SUITE (Figure 4)



NPN VCESAT vs IC, IC/IB Fixed Ratio (Figure 5)



NPN IC vs VCE (Figure 6)

CURVE DATA TO EXCEL®

Notes:

MOSFET N-CHANNEL IDON vs VDS

VGS = 2.400V		VGS = 2.450V		VGS = 2.500V		VGS = 2.550V		VGS = 2.599V	
IDON	VDS	IDON	VDS	IDON	VDS	IDON	VDS	IDON	VDS
0.000	0.000	0.000	0.000	0.000	0.000	0.000	0.000	0.000	0.000
239.0E-03	10.000E-03	299.1E-03	10.000E-03	353.9E-03	10.000E-03	392.6E-03	10.000E-03	454.8E-03	10.000E-03
1.191	60.00E-03	1.857	60.00E-03	2.713	60.00E-03	3.836	60.00E-03	5.163	60.00E-03
1.469	110.0E-03	2.331	110.0E-03	3.570	110.0E-03	5.224	110.0E-03	7.308	110.0E-03
1.580	160.0E-03	2.548	160.0E-03	3.942	160.0E-03	5.825	160.0E-03	8.349	160.0E-03
1.640	210.0E-03	2.645	210.0E-03	4.119	210.0E-03	6.185	210.0E-03	8.898	210.0E-03
1.682	260.0E-03	2.725	260.0E-03	4.260	260.0E-03	6.393	260.0E-03	9.234	260.0E-03
1.713	310.0E-03	2.777	310.0E-03	4.342	310.0E-03	6.533	310.0E-03	9.466	310.0E-03
1.734	360.0E-03	2.825	360.0E-03	4.412	360.0E-03	6.649	360.0E-03	9.643	360.0E-03
1.754	410.0E-03	2.856	410.0E-03	4.476	410.0E-03	6.738	410.0E-03	9.771	410.0E-03
1.774	460.0E-03	2.883	460.0E-03	4.516	460.0E-03	6.814	460.0E-03	9.893	460.0E-03
1.777	500.0E-03	2.902	500.0E-03	4.547	500.0E-03	6.848	500.0E-03	9.963	500.0E-03
1.956	2.500	3.189	2.500	5.007	2.500	7.556	2.500	10.90	2.500
2.053	4.500	3.332	4.500	5.242	4.500	7.888	4.500		
2.133	6.500	3.463	6.500	5.447	6.500	8.242	6.500		
2.212	8.500	3.604	8.500	5.679	8.500	8.566	8.500		
2.270	10.00	3.695	10.00	5.807	10.00	8.764	10.00		



CURVE PROGRAMMING

Curve tracer programming is illustrated in Figure 7 below which shows entries for and IDON vs VDS N Chan MOSFET. IDON and VDS start and end points plus increment sizes are entered. VGS increments determine the number of IDON vs VDS sweeps.

Additional tabs provide user selectable features including sweep type, programmable relay drivers, and load to an Excel® file including graph and data points.

A number of graphing features are also included. The mouse can be used to zoom in on a specific area of the curve. Cursors can be moved on a completed curve to re-set start and stop limits to re-generate the curve in greater detail in an area of interest. Clicking on an axis will change the scale from linear to logarithmic. Clicking on a curve will show all data points on the curve.




Figure 7

Other curves are similarly programmed.

TEST SPECIFICATIONS

SCIENTIFIC TEST, INC. TEST SPECIFICATIONS 5300C

TEST

SPECIFICATION

	PARAMETER	V RANGE	I RANGE	MAX RES.	ACCURACY
LEAKAGE	I _R , I _{CBO} , I _{CEO/R/S/X} , I _{DSS/X} , I _{D OFF} , I _{DRM} , I _{RRM}	2000V	2NA (20PA) ³ to 50MA	0.1 NA (1PA) ³	1% + 2NA + 20PA/V (1% + 200PA + 2PA/V) ^{3,4}
	I _{EBO} , I _{GSSF} , I _{GSSR} , I _{GSS} , I _{GKO} , I _R (OPTO)	.10V to 20V (80V) ²	2NA to 3A	0.1 NA	1% + 2NA + 20PA/V (1% + 200PA + 2PA/V) ^{3,4}
BREAKDOWN	TRANSISTOR BV _{CEO} , BV _{CES} (300μS Pulse above 10mA)	.10V to 500V to 1400V to 1600V	100μA to 999.9MA to 100MA to 50MA	1 MV	1% + 100MV
	BVD _{SS} , V _D , BV _{CBO} , BV _{CES} (IGBT), V _{DRM} , V _{RRM} , V _{BB} , V _R	.10V to 2000V	100NA to 50MA	1 MV	1% + 100MV
	BV _Z	.10V to 5.00V to 9.999V to 50.00V to 1000V BV _Z Soak - 50V 0-50 ms 0- 99 sec	10μA to 49.9A to 25A to 9.99A to 100 MA to 400MA to 80 MA	1 MV	0.4% + 2 LSB
	BV _{EBO} , BV _{GSS} , BV _{GKO}	.10V to 20V (80V) ⁵	100NA to 3A	1 MV	1% + 10MV
VCE SUS	V _{CE} SUS, V _C E _R SUS, V _C E _V SUS	V _{CE} : TO 1500V Inductive Kickback, 35mH choke	I _C : to 4A	0.5V	2% + 0.5V
IMPEDANCE	ZZ (1 kHz) 0.1Ω to 20 KΩ	0.1V to 200V DC (measure 50μV to 300mV rms)	100μA to 300mA	0.001 Ω 1μV	1% + 1% Range
GAIN	h _{FE} (1 to 99,999) CTR (.01 to 99,999) g _{FS} , g _{FE}	V _{CE} : .10V to 5.00V to 9.99V to 49.9V V _{DS} , I _D : Same as ON STATE V _{GS} : 0.1V to 20V (80V) ²	I _E : 10μA to 49.9A (99.9A) derate to 25A (50A) derate to 9.99A I _F , I _B : 100NA to (10A) ΔI _D /ΔV _{GS} automatically computed	.01 h _{FE} .0001 CTR	V _{CE} : 1% + 10MV I _C : 1% + 100NA I _F , I _B : 1% + 5NA

Optional High Current:

- 100A Option (1)
- High Current Deck: 1200
- 80V Low Source Option (2)
- Low Current Deck (3)
- (1% + 2NA + 40PA)(4) High Deck or Adapter

TEST

SPECIFICATION

	PARAMETER	V RANGE	I RANGE	MAX RES.	ACCURACY
ON STATE	VCESAT, VBESAT, VBEON VF, VT VDSON, IDON, VGSON VGEON VF (Opto-Diode)	VCE, VD, VF, VT: .10V to 5.00V to 9.99V VGS, VGE, VBE, VF: .10V to 9.99V	IE, VT, IF, ID: 10µA to 49.9A (99.9A) ¹ derate to 25A (50A) ¹ IB, IF, IGT: 100NA to 10A	1MV	V: 1% + 10MV IE, IF, ID, IT: 1% + 100NA IB, IGT: 1% + 5NA
	RDSON	500µΩ to 1KΩ	VDS, ID: Same as ON STATE VGS: 0.1V to 80V ²	1µΩ	4% + (0.5MV/ID)Ω
	VGSTH, VGETH	.10V to 49.9V	ID: 100µA to 3A	1MV	1% + 10MV
	VO (Regulator)	VO: .10V to 80V VIN: .10V to 49.9V Load: Resistive or Electronic	IO: 1MA to 5A	1MV	1% + 10MV
	IIN (Regulator)	VIN: .10V to 80V ² Load: RGK, 1K, 10K, EXT, OPEN, SHORT	IIN: 1MA to 3A	10NA	1% + 5NA
	VC	.10V to 49.9V	10MA to 10A	1MV	1% + 10MV
OFF	VGSOFF	VO: .10V to 80V	ID: 100NA (20PA) to 3A VDS: .10V to 50V	1MV	1% + 10MV
TRIGGER	IGT VGT VOPER (Relay)	VD: 5V to 49.9V VGT: .10V to 80V .10V to 50V	I _{AK} : to 3A IGT: 100NA to 3A RL: 12, 30, 100Ω, EXT	10NA 1MV .10V	1% + 5NA 1% + 10MV 1% + .10V
HOLD	I _H V _{RELEASE} (Relay)	VD: 5V to 49.9V .10V to 50V	I _H : 1.5A IGT: 100NA to 3A RL: 12, 30, 100Ω, EXT (Initial I _{AK} set by RL)	1µA .10V	1% + 2µA 1% + .10V
LATCH	I _L (ADP-506 required for exact value)	VD: 5V to 49.9V	I _L : 100µA to 3A IGT: 100NA to 3A RL: 12, 30, 100Ω, EXT	N/A	N/A
BREAKOVER	V _{BO} , I _{BO} (SSOVP) V _{BO} , I _{BO} (STS, DIAC) V _{BO} , I _{BO} (SIDAC) V _S , I _S (SBS, STS)	0.10 to 400V 0.10 to 80V 0.10 to 400V 0.10 to 80V	10mA to 900mA 1µA to 200µA 1µA to 1mA 1µA to 200µA	1mV	1% + 100mV 1% + 10mV 1% + 100mV

Accuracy specifications are in addition to ± 2 digit in readout. +/- 0.02% Range.

Adaptors

- 16 Pin Programmable Scanner
- Regulator
- Opto Logic
- Gated Device
- Opto Coupler
- Sidac/Diac/SSOVP
- 4 Quadrant¹Latch, I_H, V_T
- Low Current Deck (1 PA Resolution)

DIAGNOSTICS / AUTO CALIBRATION

The STI Tester provides extensive diagnostics for the Mainframe, Low Current Deck, Pin Programmable Scanner and OVP/Gated OVP adaptor. These self test diagnostics are built into the tester code, and with the supplied self test fixture, can be run at any time.

In addition, the STI Tester has an extensive auto calibration procedure that provides the user the ability to track calibration trends, verify that the DAC/ADC combination is functioning correctly, and supply calibration factors that will automatically correct the test result.

STI Auto Calibration

Auto Calibrate Factors

8	VAK	9	VGK	0	PDP
-7	HIM	-10	LIM	-13	PDN
8	HVD	-11	LVD	5	VAK1
0	HID	-4	LID	2	VAK2
-4	HCP	8	LCP		
-20	HCN	12	LCN		

DAC / ADC Calibration References

9.8972	+ Ref 9.900 +/- 5mV (0.05%)
-9.9005	- Ref. -9.900 +/- 5mV (0.05%)
0.0002	Zero Ref. 0.00244 +/- 3mV

Reference Voltages in RED indicate manual calibration is required

Functions

✓ Auto Cal	✓ Save
✓ Zero	✓ Recall

Factors in RED indicate a potential problem

LCD Factors

0	LCDA
0	LCDB

HCD Factors

0	HCDA
0	HCDB

IBO Factors

933.0	SLOPE (uS/A)
101.7	OFFSET (uS)

1. The Auto Calibrate assumes that the DAC and ADC are within specification limits as in the Manual supplied with the test system. The values shown in the DAC/ADC Pane indicate the calibration status of the DAC/ADC combination. If any of these values appear in red, manual calibration, as specified in the STI 5000 Series Manual, is required before continuing Auto Calibration.
2. Make sure the STI 5000 Series Test System has been powered on for at least fifteen (15) minutes to insure all components within the STI 5000 Series Test System have stabilized in temperature.
3. Make sure a fixture which ties the drive and sense leads together is installed on the STI 5000 Series Tester front panel. This fixture could be the 5000 Series Test System Self-Test Fixture.
4. If Auto Calibrate factors of greater than 400 are saved, then when these factors are recalled, all of the factors will be reset to 0.
5. Although correct readings can be made with large factors, these large factors do indicate that

FEATURES

Auto-Calibrate

Self-Test

GaN (HEMT)

SiC

Enhancement/Depletion Tests and Curves

Relay Drivers

Datalog to Excel[©]

Curve Data to Excel[©]

1 Microhm RDSON Resolution

Fixture Selection

Prober/Handler Interface Option

80V Gate

1KHZ Zener Impedance

CONTACT

For More Information Please Contact:

Scientific Test, Inc.,
809 Boaz Circle Suite 160
Wylie, TX 75098-4705

www.scitest.com

PH: 469-969-0212

Email: Sales@scitest.com or info@scitest.com



Scientific Test, Inc., 809 Boaz Circle Suite 160, Wylie, TX 75098

VOICE: 469-969-0212 | FAX: 469-969-0221 | info@scitest.com | www.scitest.com

Copyright © 2023 Scientific Test, Inc. All rights reserved. Printed in U.S.A. Scientific Test is covered by U.S. and foreign patents issued and pending.
Information in this publication supersedes that in all previously published material. Specifications and price change privileges reserved.

012023-100